


# Parasitic Capacitance: Silicon Or Dielectric Substrates

## Coplanar Electrodes On Dielectric Substrate




$$T = a \sinh \left[ \cosh^{-1} \left( 1 + \frac{w}{a} \right) \right] = a \sqrt{\left( 1 + \frac{w}{a} \right)^2 - 1}$$

$$\frac{w_{\text{eff}}}{a} = \cosh \left[ \sinh^{-1} \left( \frac{d}{a} \right) \right] - 1 = \sqrt{1 + \left( \frac{d}{a} \right)^2} - 1$$

$$C = \frac{2 \epsilon_r \epsilon_0}{\pi} L \ln \left[ \left( 1 + \frac{w}{a} \right) + \sqrt{\left( 1 + \frac{w}{a} \right)^2 - 1} \right]$$

T is the electrical field penetration depth;  
 $w_{\text{eff}}$  is the effective electrode width;  
 C is the capacitance between the electrodes.

## Coplanar Electrodes On Semiconductor



$$\frac{1}{C_{\text{MOS}}} = \frac{1}{C_{\text{ox}}} \left( 1 + \frac{2kT}{|V_g - V_s|} \frac{e}{q} \right) \approx \frac{1}{C_{\text{ox}}}$$

$$C_{\text{MOS}}(\text{depletion}) = \frac{\epsilon_{\text{ox}}}{d_{\text{ox}} + \frac{\epsilon_{\text{ox}}}{\epsilon_{\text{SC}}} W_{\text{dep}}} = \frac{C_{\text{ox}}}{\sqrt{1 + (2C_{\text{ox}}^2 V_g / \epsilon_{\text{SC}} e N_A)}}$$

$C_{\text{ox}}$  is the capacitance crossing the insulation layer, i.e.  $\epsilon_{\text{ox}} A / t_{\text{ox}}$ .