


Parasitic Capacitance: Silicon Or Dielectric Substrates

Coplanar Electrodes On Dielectric Substrate




$$T = a \sinh \left[\cosh^{-1} \left(1 + \frac{w}{a} \right) \right] = a \sqrt{\left(1 + \frac{w}{a} \right)^2 - 1}$$

$$\frac{w_{\text{eff}}}{a} = \cosh \left[\sinh^{-1} \left(\frac{d}{a} \right) \right] - 1 = \sqrt{1 + \left(\frac{d}{a} \right)^2 - 1}$$

$$C = \frac{2 \epsilon_r \epsilon_0}{\pi} L \ln \left[\left(1 + \frac{w}{a} \right) + \sqrt{\left(1 + \frac{w}{a} \right)^2 - 1} \right]$$

T is the electrical field penetration depth;
 w_{eff} is the effective electrode width;
C is the capacitance between the electrodes.

Coplanar Electrodes On Semiconductor



$$\frac{1}{C_{MOS}} = \frac{1}{C_{ox}} \left(1 + \frac{2 kT/e}{|V_g - V_s|} \right) \underset{\cancel{2 kT/e}}{\approx} \frac{1}{C_{ox}}$$

$$C_{MOS}(\text{depletion}) = \frac{\epsilon_{ox}}{d_{ox} + \frac{\epsilon_{ox}}{\epsilon_{SC}} W_{dep}} = \frac{C_{ox}}{\sqrt{1 + (2C_{ox}^2 V_g / \epsilon_{SC} e N_A)}}$$

C_{ox} is the capacitance crossing the insulation layer, i.e. $\epsilon_{ox} A / t_{ox}$.